Forum Discussion

New Contributor

6 years ago

DDR4 SODIMM 内存修改位宽Fitter失败

客户目前板子上做的 DDR4(SODIMM 72bit) ,当初做管脚验证的工程都可以编译通过，并且已经制版。由于成本问题，客户想更换DDR4 厂家，接口还是SODIMM。现在修改了DDR4 IP (SODIMM 64bit) ，但是软件无法Fitter通过，请问这个无法Fitter 的原因是什么？客户目前布局在 2k ，2l ,2m,2n 4个bank 里面，其中2l 是...

NurAida_A_Intel

Frequent Contributor

6 years ago

Hi,

Thanks for sharing the designs. Please allow me sometime to look into the design. I shall come back to you with findings.

Thank you for your patience.

Regards,

Aida

Forum Discussion

DDR4 SODIMM 内存修改位宽Fitter失败

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA

Forum Discussion

DDR4 SODIMM 内存 修改位宽Fitter失败

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA

DDR4 SODIMM 内存修改位宽Fitter失败