Altera_ForumHonored Contributor14 years agoDDR3 Timimg requirementsHi, What changes should be done to meet DDR3 Timing requirements if I am migrating my project from use of EP2AGX125EF35c4 as FPGA to EP2AGX125EF35i5 as FPGA ?
Recent DiscussionsFailed to get MAX10 Triple Speed Ethernet example design to compileStratix 10 FPGA Dev Kit VCCIO_FMC voltage issueA question about reading the configuration space of the R-Tile PCIe IP EPnCONFIG and nSTATUS,CONF_DONE always LOW EP4CE6Flash Loader IP not loaded on device 1?