Altera_ForumHonored Contributor14 years agoDDR3 Timimg requirementsHi, What changes should be done to meet DDR3 Timing requirements if I am migrating my project from use of EP2AGX125EF35c4 as FPGA to EP2AGX125EF35i5 as FPGA ?
Recent DiscussionsDevice stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).Stratix 10 GX SI Board - issue with the Board Test System (BTS)About PCIe Daughter Cards for Agilex™ 3 FPGA and SoC C‑Series Development KitDE10-Lite unable to flash?Available replacement for the discontinued P/N: MK-A5E065BB32AES1 ?