DXu2New Contributor6 years agoDDR3 fitter 失败 客户在正常的工程上,只是添加DDR3。 本身这个DDR3 与客户以前的东西完全任何信号交集,只是验证把DDR3 摆放在2A,2B Bank 上。请分析一下原因,谢谢!具体见附件工程 ghrd_1sx280lu2f50e2vg_19_2_0_57.qar33.2 MB
NurAida_A_IntelFrequent Contributor6 years agoposted a file.ghrd_1sx280lu2f50e2vg_19_2_0_57_pass_with_INI.qar33.2 MB
Recent DiscussionsProper PERST# connection for FMC on Agilex5 Modular Development KitSolvedWorkaround for TCK frq. limitations on USB-Blaster I/II/III & Clones (fixing "JTAG chain broken")Rev B Arria 10 development kitAgilex 5 E-Series 065B Premium Dev Kit - is FPGA_3V3_SDA/SCL driven by an HPS I2C controller?Introducing the Altera Community AI Responder — Beta