DXu2New Contributor6 years agoDDR3 fitter 失败 客户在正常的工程上,只是添加DDR3。 本身这个DDR3 与客户以前的东西完全任何信号交集,只是验证把DDR3 摆放在2A,2B Bank 上。请分析一下原因,谢谢!具体见附件工程 ghrd_1sx280lu2f50e2vg_19_2_0_57.qar33.2 MB
NurAida_A_IntelFrequent Contributor6 years agoposted a file.ghrd_1sx280lu2f50e2vg_19_2_0_57_pass_with_INI.qar33.2 MB
Recent DiscussionsAgilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_AlteraAgilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPsSyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series designR-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not workPCIe Root Complex on DK-A5E013BM16AEA