Forum Discussion

Occasional Contributor

6 years ago

DDR3 - CYCLONE V SOC FAILING ON HARDWARE

We have designed a hardware in which we have developed three boards using CYCLONE V SOC using DDR3 - 8Gb [3 numbers on every board] . In this we have found that 2 hardwares are working perfectly fine...

MHada

Occasional Contributor

6 years ago

Hi NAli,

Thanks a lot for the detailed reply.

I will check all the points and reply in a couple of days.

Thanks a lot!!

Forum Discussion

DDR3 - CYCLONE V SOC FAILING ON HARDWARE

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work