Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Data from FPGA to host

Hi, I have a DE0-nano board and I compute data (only 4 bits generated at about 10MHz) and I'd like to communicate it to the host cpu through the USB-blaster so programs could read it. I've read th...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

--- Quote Start ---

That's not what I wanted to say.

I just wanted to know IF I have to write all that.

--- Quote End ---

Yes, all projects should have the synthesizeable HDL code, a simulation for that code (or at least the custom components used by that code, eg., custom Avalon-MM slaves), and hardware verification.

Without these components, you have not really "designed" and "verified" anything.

Cheers,

Dave