Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Data from FPGA to host

Hi, I have a DE0-nano board and I compute data (only 4 bits generated at about 10MHz) and I'd like to communicate it to the host cpu through the USB-blaster so programs could read it. I've read th...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

--- Quote Start ---

Everything is corrected and it runs as specified in the tutorial!

--- Quote End ---

Great.

--- Quote Start ---

The thing is I don't know what difference it will make for my project.

--- Quote End ---

You should create your data capture logic, and simulate it, eg., create an Avalon-MM slave and then simulate it using the BFM.

--- Quote Start ---

First there would be many files to write and then I use VHDL so I have to translate everything from verilog (a language I don't know well). And what to look at?

--- Quote End ---

I also use VHDL. The Altera BFM can be used with either language. I also use Modelsim-SE which supports both Verilog and VHDL at the same time.

The point of this exercise was to get you to look at a simulation. You may think its "hard", but its a critical part of designing with FPGAs. If you cannot take the time to learn the tools, then you will not succeed with your design.

Cheers,

Dave