Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Data from FPGA to host

Hi, I have a DE0-nano board and I compute data (only 4 bits generated at about 10MHz) and I'd like to communicate it to the host cpu through the USB-blaster so programs could read it. I've read th...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

--- Quote Start ---

ext_s0 is acting as the trigger on either edge so I would think it's constant before 0 but it's not. Can you explain?

--- Quote End ---

Have you ever used an oscilloscope? When you trigger on a clock-like signal, the edge that the oscilloscope triggers on is not the "first edge" of the clock it is "an edge". The same is happening in your SignalTap II trace. When you arm the trigger, it captures the first edge after the arm command ...

Cheers,

Dave