Cyclone V TSE MAC timing closure

I try to synthesize a tripple speed ethernet (TSE) MAC with rgmii on 5CGTFD9E5F31l7 and encounter timing missmatches. The PHY is a DP83867IR and a TXV0106 level-shifter (+/- 0.3ns skew) is inbetween...