Forum Discussion
New ContributorCyclone V - CLK[0:11][P:N] Connection
Hi,
"Please your support understanding what is the impact of connecting the CLK[0:11]N pins with 5K pull-down resistor to GND instead of tied to GND?"
I don't see 5k pull-down for unused clock input suggested in an Intel document, and I don't see a specific advantage or "impact".
Cyclone V is providing weak pull-up and other options to bias unconnected input pins, different from other FPGA families, the option is also available for clock pins. We see grounded unused clock pins with other FPGA families that don't have this bias option for clock pins.
Pull-down resistors are partly suggested for unused refclock inputs of gigabit transceivers. These pins use different I/O standards and have therefore different requirements. It makes no sense to copy the suggestion for standard clock inputs.
Regular ContributorHello Roy,
It can be both, depending on your design.
"When you use the single-ended I/O standard, only the CLK[0:11]p pins serve as the dedicated input."
"When you do not use these pins, Altera recommends tying them to GND or leaving them unconnected. If these pins are unconnected, use the Quartus Prime software programmable options to internally bias these pins."
You can refer to the Pin Connection Guidelines for the pin named "CCLK[0:11][p:n]" on page 2 from Cyclone® V GX, GT, E, SX, ST and SE Device Family Pin Connection Guidelines documentation. Refer to below link:
Regards,
Aqid
