Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Cyclone III Starter Kit - DDR-SDRAM - help

I'm newbie user in FPGA and I need to read and to write in DDR-SDRAM from Cyclone III starter kit. I altered the QB3 example (.bdf). And I created a new project in Nios II loading the .ptf f...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

--- Quote Start ---

It appears memory bit failed to be verified at data bit 0x01 sort of msg in console

--- Quote End ---

I also had this problem once, the cause of this error was the use of a false base adress. When you are, for example, using a clock crossing bridge, you get an absolute and a relative base adress and it is very important to use the absolute base adress in the memtest application.

That solved the problem for me (I'm not a specialist myself, just trying to help...)

There's a picture of the SOPC builder in the attachment that shows what I mean.

Good luck!

Best,

Hans