Ms_GNew Contributor3 years agoCyclone 10 LVDS on DIFFCLK lines HI, Can I use DIFFCLK_[0..7]p and DIFFCLK_[0..7]n pairs as LVDS input pins on Cyclone 10 LP device? Thanks
Recent DiscussionsDK-DEV-AGI027R1BES FPGA recoveryDK-DEV-AGI027RBES missing device selectionin MAX 10 Dev kitDK-DEV-AGI027RES Install PackageDK-DEV-AGI027RES Install Package
Super Contributor
