Forum Discussion

Honored Contributor

8 years ago

Cyclone 10 GX Dev Kit BTS SFP+ Loopback

I have the Cyclone 10 GX FPGA Dev kit. With the Board Test System (BTS) running, I have the board configured with the "XCVR Design - PCIe, SFP+" example. I can't seem to get the SFP+ ports to loop ...

GabrieleCoppolino

New Contributor

6 years ago

There are two i2c I/O expanders which drive TX_DISABLE signals to SFP+ cages. You need to use an i2c controller to program them via SDA/SCL wires, which are connected to the FPGA.

Forum Discussion

Cyclone 10 GX Dev Kit BTS SFP+ Loopback

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work