Forum Discussion

manishkumar's avatar
manishkumar
Icon for New Contributor rankNew Contributor
1 year ago

Cyclone® V FPGA – Remote System Upgrade over UART Based on Nios® II Processors with EPCQ Design Exam

with given reference design example try to program the output_file.jic file through Quartus prime programmer as per the reference user manual in to the (Cyclone V E FPGA Development Kit) , but it is...
Fpga Devkit
  • manishkumar's avatar
    manishkumar
    Icon for New Contributor rankNew Contributor
    1 year ago

    Hi,

    Yes the same design example tried with different Quartus version. still the silicon id mismatch error coming

    Regards,
    Manish