Forum Discussion

New Contributor

1 year ago

Cyclone® IV 　SDR SDRAM DDR2 Timing Parameter Settings

I found a document for DDR2 timing parameter settings, but I can't find anything for SDR. I would like to know the setting values of each parameter, so I would appreciate it if someone could help me....

Fpga Devkit

AdzimZM_Altera

Regular Contributor

1 year ago

Hi Pochi,

Which document that you have referred to?

Which IP that you used for SDR? is it SDR or DDR?

Regards,

Adzim

Forum Discussion

Cyclone® IV 　SDR SDRAM DDR2 Timing Parameter Settings

Recent Discussions

Regarding Quartus Prime License Activation for the Agilex 5 Evaluation Kit

Stratix 10 FPGA Dev Kit VCCIO_FMC voltage issue

DE10-Lite unable to flash?

Mandelbrot viewer on Cyclone V - Platform Designer layout

A question about reading the configuration space of the R-Tile PCIe IP EP

Forum Discussion

Cyclone® IV SDR SDRAM DDR2 Timing Parameter Settings

Regarding Quartus Prime License Activation for the Agilex 5 Evaluation Kit

Stratix 10 FPGA Dev Kit VCCIO_FMC voltage issue

DE10-Lite unable to flash?

Mandelbrot viewer on Cyclone V - Platform Designer layout

A question about reading the configuration space of the R-Tile PCIe IP EP

Cyclone® IV 　SDR SDRAM DDR2 Timing Parameter Settings