Forum Discussion

Ranjani's avatar
Ranjani
Icon for New Contributor rankNew Contributor
1 year ago

CPU is not recognized while creation of bsp

Hi all,

I want to design simple code like hello.c on ARRIA 10 evaluation board. for this i would like to use IBEX as CPU instead of Nios. While I try to export the bsp settings to Ashling IDE, qsys is not able to figure out the cpu from drop down. Any workaround from anyone will be appreciated.

I have attached the snip for your reference.

Thanks in advance folks.

Fpga Devkit

2 Replies

  • sstrell's avatar
    sstrell
    Icon for Super Contributor rankSuper Contributor
    1 year ago

    I seriously doubt this is supported unless you've found information that proves otherwise.

  • Ranjani's avatar
    Ranjani
    Icon for New Contributor rankNew Contributor
    1 year ago

    Hi SStrell

    Thanks for your message. I see some examples done on other FPGA's , but on quartus I didn;t find any