Configuring Stratix 10 SOC FPGA

Question

Is it possible to program the Stratix 10 SOC FPGA present in the Stratix 10 SX SOC Devlopment kit without any firmware and HPS FSBL / SSBL.

What I mean is programing FPGA only with hardware sram object file (.sof) file generated from the Quartus prime pro tool.

sstrell · Answer

Yes.  All FPGAs, whether SoC variants or not, can be programmed using the standard JTAG connection.  You're just not booting the processor when you do this.

tehjingy_altera · Answer

Hi Yes, you are able to program the FPGA configuration only without the HPS.In your Quartus project, you could just skip adding the HPS Hard IP into your project.RegardsJingyang, Teh

kiransr · Answer

Hi Jingyang Teh,Thank you for the answer.I need a clarification, in quartus where there is only hardware project no processor (hard / soft), once it's compiled and assembler generates a .sof file, only using this file in quartus programmer in the JTAG mode FPGA can be programmed is that right.No need of converting this .sof file to any other format, it can be used as is for configuring FPGA through JTAG in FPGA first boot mode, is this correct step or not please advise.Regards,Kiran

fvm · Answer

Hi,.sof configures FPGA only volatilely, for permanent storage, configuration must be stored in flash, using .jic (serial flash) or .pof (parallel flash).

kiransr · Answer

Hi Jingyang,Thank you for the answer,I have .sof file generated from quartus prime pro tool, just using micro usb jtag port on the stratix10 soc fpga development kit am unable to program, how it can be done, let me know.Regards,Kiran

Forum Discussion

Configuring Stratix 10 SOC FPGA

6 Replies

Recent Discussions

Regarding Quartus Prime License Activation for the Agilex 5 Evaluation Kit

Stratix 10 FPGA Dev Kit VCCIO_FMC voltage issue

DE10-Lite unable to flash?

Mandelbrot viewer on Cyclone V - Platform Designer layout

A question about reading the configuration space of the R-Tile PCIe IP EP