Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Clock Issue For A Vga Controller

Hi, I'm trying to design an 640x480 VGA controller for which the simulation seems alright. However, when I program the CYCLONE || FPGA STARTER KIT, nothing appears on the screen. I suspec...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

I have the same issue because with a PLL I cant get 25.175MHZ out of a 50MHZ clock.

It is not possible to divide more than by 5 the input freq.