clk input 50 MHz to pinE13 CycloneIII dev kit

Hi all learned members of the forum, I am writing a Verilog code to drive the 7-segment user display using clock signal to count 0 to 3 while selecting inputs from mux to selectively drive each...