Character LCD on DSP Development Kit, Stratix III Edition

We can't see your screenshots... please either attach them to a message or use an image hosting service.

The way that you generate the clock isn't really recommended for FPGAs. It is better to do everything on the 25MHz clock, using clock enables if necessary. In your code if you have glitches on the internal clock signals, the counters can count faster than expected and you won't get the frequency that you want.