Forum Discussion

Occasional Contributor

6 years ago

Can LVDS clock pin be assigned to general differential IO?

Hi experts, We are using LVDS with internal PLL, on 10M50 board. Is there a hard requirement that LVDS tx/rx clock pin should be assigned to a dedicate clock pin? Is there any violations or bad im...

SreekumarR_G_Intel

Frequent Contributor

6 years ago

Looks like Pin V9 and V10 is dedicated clk input , whereas W5 and W6 is not . PLL inclk should be from the dedicated clk pin.

You can try to use the altclkbuf cntrl ip option. This might help to connect the non-dedicated input clk pin to clk tree in the FPGA.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_altclock.pdf

Thanks

Forum Discussion

Can LVDS clock pin be assigned to general differential IO?

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA