Altera_ForumHonored Contributor15 years agoBoundary-Scan Testing in DE0/DE1Hi, How do you do a boundary-scan testing in a DE0/DE1 board? Is it even possible? I cant see any separate JTAG pins Thanks Arjuna
Recent DiscussionsThe old NIOS development kit, Stratix edition: factory demo image.MAX10 10M50 Development KIT Triple Speed Ethernet problemAbout PCIe Daughter Cards for Agilex™ 3 FPGA and SoC C‑Series Development KitStratix 10 FPGA Dev Kit VCCIO_FMC voltage issueStratix 10 Development Kit HiLo connector