Forum Discussion

Occasional Contributor

6 years ago

BeMicro Max 10 bord files and layout

Hi I found this thread about the documentation of the BeMicro Max 10 board https://forums.intel.com/s/feed/0D50P00004OaXecSAF But I can not find a file or documentation describing the positions of...

AR_A_Intel

Super Contributor

6 years ago

Hello

Welcome to INTEL forum. May we know, https://www.intel.com/content/www/us/en/programmable/products/boards_and_kits/dev-kits/altera/kit-max-10-evaluation.html is this the board that you are referring to?

Forum Discussion

BeMicro Max 10 bord files and layout

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA