Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

BeMicro FPGA-based MCU Evaluation Board

This is the new BeMicro FPGA-based MCU Evaluation Board thread. Please post your questions and comments within this thread. Documentation and purchasing information can be found at www.arrow.com/bemi...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Hi,

Was anyone able to get through the FPGA compilation of the Arrow lab on the "BeMicro Embedded System Lab"? I got to page 36, the part where the FPGA programming code is generated and got the message:

Error: Can't generate netlist output files because the file C:/altera/kits/bemicro/bemicro_sopc_builder_lab/incremental_db/compiled_partitions/bemicro_lab_schem.root_partition.map.atm" is an OpenCore Plus time-limited file