ASI OpenCore IP Compilation Error

Question

Hi,

I try to compile the cvdb_demo.qpf QuartusII project with the ASI OpenCore IP. I got the following error messages:

Error: Node instance "asi_megacore_top_inst" instantiates undefined entity "asi_megacore_top" File: ../asi/source/mc_build/asi_rx.v Line: 65

It seems to me that the asi_megacore_top is not defined in any .v file.

Also this project is for QFP device. Can it be compiled for CycloneIII device?

Please help.

David

altera_forum · Answer

i'm not familiar with this design, is there an SOPC Builder system you can regenerate before you compile?

altera_forum · Answer

According to the user guide, http://www.altera.com/literature/ug/ug_asi.pdf, Cyclone III should be supported.

altera_forum · Answer

Hi,   Thank you for your reply. But I need a working example for a jump start. The example code comes with the installed IP seems not working.    Thanks, David

Forum Discussion

ASI OpenCore IP Compilation Error

3 Replies

Recent Discussions

MAX10 10M50 Development KIT Triple Speed Ethernet problem

About PCIe Daughter Cards for Agilex™ 3 FPGA and SoC C‑Series Development Kit

Stratix 10 FPGA Dev Kit VCCIO_FMC voltage issue

Stratix 10 Development Kit HiLo connector

Technical Assistance Request for Stratix® 10 SX SoC Development Kit (so#488775)