LarryBNew Contributor4 years agoArria V power up sequence requirement What is the power up sequence requirement for the ArriaV 5AGZME series chip?
Ash_R_IntelRegular Contributor4 years agoHi,Please refer below link for the information:https://www.intel.com/content/www/us/en/programmable/documentation/sam1403480004852.html#sam1403479351338Regards
Recent DiscussionsDevice stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).Mandelbrot viewer on Cyclone V - Platform Designer layoutSlow Runtime Performance in FIL Implementation on DE2-115 Using EthernetStratix 10 GX SI Board - issue with the Board Test System (BTS)Stratix 10 Development Kit HiLo connector