Forum Discussion

New Contributor

6 years ago

aocl-clang exists but is not working!

Hello guys. I'm tried run one simple example(boardtest) on opencl. I followed all the indications that were recommended, but when im tried apply command: aoc device/boardtest.cl --sw-dimm-partitio...

MEIYAN_L_Intel

Frequent Contributor

6 years ago

Hi,

According to https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=836&PartNo=4, the DE1-SoC device with BSP provided by Terasic is only supported until Altera SDK OpenCL 16.0.

For your information, OpenCL SDK v16.1 is not supported with Ubuntu v18.04. For more information, you may refer to the link below:

https://www.intel.com/content/dam/altera-www/global/en_US/others/download/os-support/readme-qp161.txt

Thanks

Forum Discussion

aocl-clang exists but is not working!

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA