Forum Discussion

de10's avatar
de10
Icon for New Contributor rankNew Contributor
4 years ago

ALTLVDS_RX inclok pin. Dedicated clock port?

I'm designing an FPGA, using Enclustra Mercury PE1 and SA2. The FPGA is Cyclone V ST D6. I'm trying to assign the data entry and clock pins. Someone knows if it is possible to connect the inclock in...
AminT_Intel's avatar
AminT_Intel
Icon for Regular Contributor rankRegular Contributor
4 years ago

Hello,

I apologize for the late response. They can be connected to any differential I/O. The selection criteria is based on whether the clock is going to capture the data directly or going to drive the PLL. You can also use dedicated pins to drive the global network if they are high speed and big fanout. I hope this answer helps and again I apologize for the late response.

Thank you.

  • AminT_Intel's avatar
    AminT_Intel
    Icon for Regular Contributor rankRegular Contributor
    4 years ago

    We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.