Forum Discussion

Occasional Contributor

6 years ago

A10 schematic Check

Dear Sir/Madam, The attachment is A10 schematic, and I have something not sure, could you help check it？ The board have two pcs FPGA, how connect them by using the JTAG and AS? Thanks Ted ...

JohnT_Altera

Regular Contributor

6 years ago

Hi,

The configuration pin looks fine to me. Since the JTAG pin is connected separately then it should be fine. No problem with the AS connection as well. Please make sure that the MSEL pin is set correctly.

If you have doubt on the JTAG and AS connection, you may always refer back to https://www.intel.com/content/www/us/en/programmable/documentation/sam1403483633377.html#sam1403482901661 Figure 137.

TGao

Occasional Contributor

6 years ago

Hi Johnt， Noted it, Thanks for your help! Ted

Forum Discussion

A10 schematic Check

Recent Discussions

Agilex5 Eagle ES, NIOS-V + TSE IP

CXL 2.0 support on the NEW Agilex™ 7 FPGA I-Series Development Kit (2x R-Tile and 1x F-Tile)

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).

Slow Runtime Performance in FIL Implementation on DE2-115 Using Ethernet

Agilex5 HPS2FPGA usage