A question about Avalon-MM waitrequestAllowance spec.

Hi​

​

​Why does master need to hold data for 2 cycles in figure 10?

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_avalon_spec.pdf

​

Thanks.

​

​