CHungOccasional Contributor6 years agoA question about Avalon-MM waitrequestAllowance spec.HiWhy does master need to hold data for 2 cycles in figure 10?https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_avalon_spec.pdfThanks.
Recent DiscussionsDevice stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).Mandelbrot viewer on Cyclone V - Platform Designer layoutSlow Runtime Performance in FIL Implementation on DE2-115 Using EthernetStratix 10 GX SI Board - issue with the Board Test System (BTS)Stratix 10 Development Kit HiLo connector