CHungOccasional Contributor6 years agoA question about Avalon-MM waitrequestAllowance spec.HiWhy does master need to hold data for 2 cycles in figure 10?https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_avalon_spec.pdfThanks.
Recent DiscussionsDE1-SoC project compiles, but board programming fails 42%. Other programs work fineRegarding Quartus Prime License Activation for the Agilex 5 Evaluation KitStratix 10 FPGA Dev Kit VCCIO_FMC voltage issueDE10-Lite unable to flash?Mandelbrot viewer on Cyclone V - Platform Designer layout