Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. Boards & Dev Kits

Forum Discussion

CHung's avatar
CHung
Icon for Occasional Contributor rankOccasional Contributor
6 years ago

A question about Avalon-MM waitrequestAllowance spec.

Hi​

​

​Why does master need to hold data for 2 cycles in figure 10?

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_avalon_spec.pdf

​

Thanks.

​

​

No RepliesBe the first to reply

Recent Discussions

  • sumanthraju's avatar
    Fitter error in A5ED043AB23AI2V Example design
    50 minutes ago
    sumanthraju
  • cblixt1's avatar
    Access to System MAX design for Agilex 5 kit
    4 hours ago
    cblixt1
  • Samo's avatar
    Agilex 5 reconfigurable PLL - emif
    22 hours ago
    Samo
  • Hachiware's avatar
    Regarding data for the Altera Arria V GX FPGA development kit
    4 days ago
    Hachiware
  • Hachiware's avatar
    Example design for [MAX 10 User Flash Memory (UFM) Data Incrementing Burst Read Mode].
    5 days ago
    Hachiware
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo