Forum Discussion

TGao's avatar
TGao
Icon for Occasional Contributor rankOccasional Contributor
6 years ago
Solved

在C10GX中的DDR3 IP avalon 位宽如何修改？

Hi 您好， ​ 在C10GX中的DDR3 IP 设置中avalon 位宽如何修改？ ​ Ted​
  • NurAida_A_Intel's avatar
    NurAida_A_Intel
    6 years ago

    Hi Ted,

    Thank you for the Quartus version confirmation.

    The parameter is actually hidden in the Quartus. Under the "Controller" tab, you need to right click the EMIF GUI and click "Show Hidden Parameter" as shown below

    Then just scroll down and you will be able to see the "Maximum avalon-mm burst length" setting as per highlighted in yellow.

    Kindly let me know if you still unable to see it.

    Thanks

    Regards,

    Aida

NurAida_A_Intel's avatar
NurAida_A_Intel
Icon for Frequent Contributor rankFrequent Contributor
6 years ago

Dear Ted,

Thank you for joining this Intel Community.

Unfortunately, there is no other option as the avalon width is depend on the controller (I believed in your case is DDR3L) data width. You need to either increase or decrease your DDR3L data width in order to have your required avalon input data width.

I am so sorry for the inconvenience caused.

Thanks

Regards,

Aida