Forum Discussion
Hi,
I can verify that AGIB027R29A1E1VB works with the OFS 2024.1 environment and oneAPI 2024.0 compiler.
The AGIB027R29A1E1VB board has 2 on-board 8GB component memory and 2 external DIMM slots. The board comes with a single 16 GB RDIMM module upon purchase. However, OFS was verified using 2x8 GB UDIMMs for the external slots.
To get the board to work:
- Swap the RDIMM for 2 UDIMMs (you can get the board to work without the external DIMMs, but for such an expensive board you might as well spend another $100. If you are unable to, let me know and I can share the workaround)
- If you are using OFS 2024.1 or OFS 2024.2, change the Agilex Device Number following the instructions here: PCIe Attach I-Series (2xR-Tile, F-Tile) - OFS
- Following the previous instructions, update the pinout constraints by updating the files
$OFS_ROOTDIR/syn/board/iseries-dk/setup/emif_loc.tcl and $OFS_ROOTDIR/syn/board/iseries-dk/setup/top_loc.tcl. I took the constraints from OFS 2024.3
It turns out that in OFS versions newer than 2024.3, they use the exact same device number AGIB027R29A1E1VB instead of the Early Silicon sample. They also tell you which Micron UDIMMs they used so you can buy the exact same model. Check out the explanation here PCIe Attach I-Series (2xR-Tile, F-Tile) - OFS
I am working on verifying the board with the OFS 2024.2 environment and oneAPI 2025.0. I am also interested in trying OFS 2024.3 with oneAPI since it uses our exact board, even though oneAPI is only officially supported up to OFS 2024.2.
Out of curiosity, do you mind me asking what you are using oneAPI for?
Hello,
Apologies for my absence, I've been busy with the end of a semester and creating/defending my PhD proposal.
Thank you for sharing this information! I'll go ahead and see about swapping out the memory sticks and following your steps to see if I can get them to work as well.
For clarity, I follow those first two steps you lay out, copy the "emif_loc.tcl" and "top_loc.tcl" from the OFS 2024.3 Github and replace the pre-existing ones, then build the FIM and ASP? Or are the other 10 steps you outlined previously (removing north/south I/O, modifying the board_spec.xml, etc.) still needed?
We're interested in using oneAPI for acceleration architectures on this FPGA, since oneAPI is (as far as I'm aware) what Altera is using for their HLS toolkit at this time.
Best,
James