Forum Discussion

uniqueMR's avatar
uniqueMR
Icon for New Contributor rankNew Contributor
2 years ago

Partial Reconfiguration in oneAPI

I'm working on a PR related project, and I plan to raise the abstraction level to HLD using oneAPI. I'm thinking of what is the typical workflow to utilize PR in a oneAPI design. # example applicat...
High-level Design Tools
whitepau_altera's avatar
whitepau_altera
Icon for Contributor rankContributor
2 years ago

Hi Runlong,

oneAPI FPGA Acceleration does Partial Reconfiguration for you, depending on the BSP.

BSPs crafted using OFS will have a structure like in this graphic (from the OFS documentation). As you can see, there is a PR region that contains your kernel code. The BSP is 'logic-locked' and your Application Kernel is counted as the 'PR region'.

I'm not sure if it's still the case, but there used to be an option for a 'flat compile' that would also recompile the 'logic-locked' region as well. this could sometimes help in cases where the kernel was large.

I will ask a domain expert to weigh in.