Forum Discussion

BJian12's avatar
BJian12
Icon for New Contributor rankNew Contributor
6 years ago

In Q18.1 and A10 FPGA，Whether can I capture the PERST de-assertion and image loading complete in the signaltap？

Nathan_R_Intel's avatar
Nathan_R_Intel
Icon for Contributor rankContributor
6 years ago

Yes, you could capture the PERST de-assertion using signaltap for Arria 10 FPGA.

Regards,

Nathan