ManuelCostanzo2New Contributor3 years ago[Help] compiling my project for FPGA Hi! I'm working on my project: https://github.com/ManuelCostanzo/swsharp_sycl. The folder there is "SYCL". I have 3 Makefiles: SYCL/Makefile SYCL/swsharp/Makefile => build the library ...Show More
ManuelCostanzo2New Contributor3 years agoOh but my message have been removed. Do I send it again? No problem
JaideepK_IntelNew Contributor to ManuelCostanzo23 years agoHi @ManuelCostanzo2 , Could you please send your message again? Thanks, Jaideep
Recent DiscussionsMCTP over PCIe VDM routing to PMCI in OFS N6000 FIM configuration and datapath clarificationHLS Compiler 24.1 error - aocl-clang.exe - dll entry point not foundSolvedError faced while executing on Agilex FPGA board....AI Suite System Throughput IssueAgilex 7 I-Series "aocl diagnose acl0" error following OFS