Forum Discussion
1 Reply
- GouthamK_Intel
New Contributor
Hi,
As your issue is related to FPGA, we are moving your case to FPGA forum for quicker response.
Thanks
Goutham
Hello,
I was trying to find out if it is possible to force hardware to produce a IEEE 754 compliant division unit for double precision floats. Currently the design defaults to "faithful rounding".
Hi,
As your issue is related to FPGA, we are moving your case to FPGA forum for quicker response.
Thanks
Goutham