Disable Hyperflex Optimization in OpenCL Compiler v18.1.2
How can I disable the Hyperflex optimization that is performed automatically by the OpenCL compiler on Stratix 10 in the v18.1.2 of the compiler? The v19.x versions of the compiler add the -hyper-optimized-handshaking option to disable this optimization; however, this option is not available on v18.1.2. Since my board's BSP is compatible with v18.1.2, I have to use that version. The Hyperflex optimization is impractical in my design due to its HUGE area overhead: 20% extra logic, 30% extra Block RAM compared to version with hyperflex optimization forcibly disabled by inferring burst non-aligned memory ports instead of aligned. I obviously want to use the version of my design with aligned memory ports due to higher memory performance and lower area overhead.
Hi,
Good news here.
Acceleration Stack 2.0.1 has been release and you can download it in link below:
https://www.intel.com/content/www/us/en/programmable/products/boards_and_kits/dev-kits/altera/intel-fpga-pac-d5005/getting-started.html
Soft reminder: Quartus Prime Pro version 19.2 can be used with this acceleration stack.
Thanks