Most RecentYou may see the below error message when updating your Arria® 10 device project from Quartus® Prime software version 15.1 to 15.1.1. This is a known problem with the Quartus Prime version 15.1.1 upgrade.Why does my Intel® Arria® 10 fPLL output an incorrect clock frequency or misaligned clocks?RapidIO II IP Core Does Not Drop Packets When STOP_ON_PRT_FAIL_ENCOUNTER_ENABLE and DROP_PKT_ENABLE Bits Are SetWhy do I get hundreds of warnings during simulation of byte-writes to internal memory in Qsys VHDL simulation?Why has the Tile Interface Planner shutdown without saving my plan?How do I change an Avalon interface parameter in a custom component?Does VCCL_GXB need to be powered when transceivers are not being used in Arria V GX/GT devices?What is the minimum pulse width for the Hard Processor System cold and warm resets (nPOR, nRST) in Cyclone® V devices?Why does my V-Series Avalon®-MM DMA for PCIe hang with Txs_waitrequest low?Minimum Pulse Width Timing Failures for UniPHY External Memory Interfaces
