Minimum Pulse Width Timing Failures for UniPHY External Memory Interfaces

Description

Designs targeting Stratix V devices at speeds greater than 500MHz might experience minimum pulse width timing failure.

Resolution

There is no workaround for this issue.