Most RecentHow many resources need when implement the soft 100G IP in S10?When HDMI2.1 would release?Does the Stratix V part 5SGSED8K2F40I2LN meet the criteria for RoHS exemption 15a? It was originally put on the market using RoHS exemption 15, which expires soon.What is the actual timing generated by FPGA IP vs user defined tRFC when interfaced with DDR3?IP licence for noncommercial project?Error 12006 when compiling clock bufferDoes a slow Avalon slave block the Lightweigh HPS-to-FPGA bridge?Can 2.5V Crystal oscillator be used for reference clk of DDR3L（1.35V）in C10GX？Why can PLL + LPDDR2 compile success in Quartus 17.1, but fail in 13.1?Embedded attributes inside AVSPI core fail during compile
