- 7 years ago1.3KViews0likes4Comments
In the SCFIFO simulation , after asserting the sclr signal, the q output of the SCFIFO is set to X', Why is that?
7 years ago957Views0likes1CommentCan PCIe Hard Core IP configured as gen3x8 interface, 256 bits, 256Mhz, with Avanlon-MM with DMA work on 10AS066N3F40E2SG?
7 years ago815Views0likes1Comment- 7 years ago1.1KViews0likes1Comment
- 7 years ago1.6KViews0likes6Comments
- 7 years ago1.7KViews0likes1Comment
- 7 years ago1.9KViews0likes6Comments
- 7 years ago937Views0likes1Comment
- 7 years ago849Views0likes1Comment