Savageza
New ContributorJoined 1 year ago
User Profile
New Contributor
User Widgets
Contributions
Modelsim on LTS24
I have upgraded to Ubuntu LTS24, and I am trying to run modelsim. I get the following error. ~/intelFPGA/20.1/modelsim_ase/bin/vsim ./../linux/vish: error while loading shared libraries: libXft.so.2: cannot open shared object file: No such file or directory. On previous installations that was solved by installing the 32-bit libraries for LibXft. However that does not seem to work anymore? Is there a workaround or updated solution?917Views0likes5CommentsModelsim vs Xilinx
I use modelsim to develop my VHDL modules and testbenches. And then create components in Xillinx (Vivado/Vitus). I have had a couple of cases where using integer instead of (un)singed would behave differently in my testbench than on hardware (Hardware gives no timing issues). replace signal sync0_ave, sync1_ave : integer := 0; with signal sync0_ave, sync1_ave : unsigned(31 downto 0) := (others => '0'); and then sync0_ave <= sync0_ave + to_integer(unsigned(reg_rdata_array(REG_VAUX0))); sync1_ave <= sync1_ave + to_integer(unsigned(reg_rdata_array(REG_VAUX1))); with sync0_ave <= sync0_ave + unsigned(reg_rdata_array(REG_VAUX0)); sync1_ave <= sync1_ave + unsigned(reg_rdata_array(REG_VAUX1)); The latter would give the result expected on hardware. BOTH gives the same result in test bench. Is there something I am missing?1.2KViews0likes1Comment