AqidAyman_Altera
Regular ContributorJoined 4 years ago
User Profile
Regular Contributor
User Widgets
Contributions
Re: Regarding the Footprint creation of AGFB022R24C2E2V
Hi, Please refer to this document on the steps to get the recommended PCB Land Pattern for Agilex 7: https://docs.altera.com/r/docs/814028/current/agilextm-7-fpgas-and-soc-fpgas-package-pinout-and-pcb-design-user-guide/land-pattern-pcb-design-recommendations-mas For the Allergo footprint, please refer here: https://docs.altera.com/search?content-lang=en-US&value-filters=device_family~%2522Device+Families%257CAgilex+Families%257CAgilex+7%257CF-Series%2522*Resource_Type~%2522Developer+Resources%257CPCB+Board+Resources%257CPCB+Footprints%2522&sort=relevance Regards, Aqid5Views1like0CommentsRe: eFUSE : Agilex F series and AGilex I series PCIe card
Hi, I checked the schematic provided in Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile) but did not find the same as you the picture you attached before. Can you confirm where did you get the schematic? I need to confirm if we are referring to the correct schematic so that I can find the respective owner to get the answer. Regards, Aqid2Views0likes0CommentsRe: Global Clock & Regional clock inputs in Agilex M FPGA
Hi Thulasi, As an evaluation kit, we want to provide both JTAG experience to the customer. However, it is dependent on your requirement to not use the USB circuitry but please ensure you have the USB Blaster IP in order to use JTAG from USB connector. Regards, Aqid2Views0likes0CommentsRe: Dedicated Clock Pins for MAX 10
Hi Martin, For MAX 10 devices, we recommend driving the PLL input from the dedicated clock input pins (CLK[0..7]p/n). These pins are directly connected to the device clocking resources and are intended for PLL reference clocks. Refer here: https://docs.altera.com/r/docs/683232/current/max-10-fpga-device-family-pin-connection-guidelines/clock-and-pll-pins Regarding the exact physical pin numbers, you can check using the MAX 10 device pinout file or Quartus® Prime Pin Planner for the specific device OPN that you used. Regards, Aqid28Views0likes1CommentRe: eFUSE : Agilex F series and AGilex I series PCIe card
Hi, May I know if you are referring to Altera development kit below? Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile) | Altera Agilex™ 7 FPGA I-Series Development Kit (2x R-Tile and 1x F-Tile, Rev B) | Altera Please confirm. Regards, Aqid14Views0likes2CommentsRe: ECCN and HTS code for 1SX110HN2F43E2VG
Hi, For your information, you can input the part number at altera.com and it will show you the product details link that contains trade compliance information, including CCATs. Stratix® 10 SX FPGA 1SX110 (F43) 1SX110HN2F43E2VG | Product Details Let me know if you have any more questions. Regards, Aqid11Views0likes0Comments