ContributionsMost RecentMost LikesSolutionsLPDDR4 not available in NIOSV/g linker script - Agilex-5, Quartus 26.1 Pro Hello, I have a simple design for Agilex 5, using NIOS V/g and EMIF IP with LPDDR4 memory. I have the NIOS V instruction and data manager ports connected to the EMIF IP. Design compiles Ok. But when I create a BSP, in the linker section, there is not a memory device for the LPDDR4. In this thread, a similar problem seems to be mentioned - issue-with-bsp-creation-for-nios-vm-using-lpddr4-on-agilex-5-quartus-24-1--24-3 Does it mean that Address Span Extender IP must be used in order to have the LPDDR4 show in the linker script section, as an available memory device? Re: NIOS V/g - peripherals under 2GB Peripheral Region Hello Liang Yu, Thank you for your detailed response. This answers my question. Best regards, D. NIOS V/g - peripherals under 2GB Peripheral Region Hello, I am trying to clarify the information provided in the following KB: Why are the peripherals under 2gb peripheral region still cached by the NIOS V/g Does the above KB recommends to have non-cacheable peripheral regions above the 2GB address - that is, non-cacheable space starts from address 0x80000000, or any address above that? Thank you, D. SolvedRe: NIOSV firmware stuck when juart-terminal is not open for the print messasges. When you generate BSP, go to the JUART Driver settings - there is an option to allow the driver to ignore when the output FIFO is full. Enable that option and it will not wait for somebody to read the output. Re: NIOS V with FreeRTOS Hi @BoonBengT_Altera , No further doubts. Thank you, d. Re: NIOS V with FreeRTOS Thank you for this information. I was wondering if copying the source code, manually, from the IP-s, would work. Now you confirmed it. Re: NIOS V with FreeRTOS Hello, Just to add - exact same problem exists in the latest Quartus Prime Pro. So both, Pro and Standard editions have this issue. Thank you, d. NIOS V with FreeRTOS Hello, With the latest QuartusPrime Standard 24.1, the problem described in this thread, from one year ago, still exists: Nios-V-with-FreeRTOS Briefly, when creating BSP that uses FreeRTOS, only the Altera JTAG UART and Intel NIOSV FreeRTOS drivers are found. None of the other Altera/Intel drivers are listed. Is there a workaround for this problem? Thank you, d. SolvedRe: Nios V JTAG with Agilex 5 Hello BB, I am still trying to procure USB Blaster II. This may take some more time. I am going to accept your response as a solution, and in case I still see the issue with USB Blaster II I will post again. Thank you, d. Re: Nios V JTAG with Agilex 5 Hi BB, Thank you for your response. At the moment I am using Quartus Prime Pro, 24.3.1, on Windows 10. I am going to try with Quartus Prime Pro 25.1 as well. I tried quartus_pgm and jtagconfig, but neither reports JTAG frequence. For example, for jtagconfig: [niosv-shell] C:\intelFPGA_pro\24.3.1\quartus\bin64> jtagconfig --debug 1) USB-Blaster [USB-0] (JTAG Server Version 24.3.1 Build 102 01/14/2025 SC Pro Edition) 0364F0DD A5E(C065BB32AR0|D065BB32AR0) (IR=10) Design hash FB2EBE61EF52C558ABA3 + Node 08986E00 Nios V #0 + Node 0C006E00 JTAG UART #0 Captured DR after reset = (0364F0DD) [32] Captured IR after reset = (001) [10] Captured Bypass after reset = (0) [1] Captured Bypass chain = (0) [1] I noticed that the Ashling tools are referencing/looking for USB Blaster II. At the moment I am using USB Blaster (not USB Blaster II). Could this be the reason for not being able to set/see JTAG Frequency and the slow debugging speed? I do not have USB Blaster II at the moment to try with, but will try to find one. Thank you, d.