Knowledge Base Article

Why doesn't the Soft IP PCIe* core send my Avalon®-MM memory read request to PCIe* bus?

Description

Due to a bug in Soft IP PCIe* generated by SOPC builder, the core may not send memory read request (MRD) to PCIe* bus although it is presented correctly on Avalon®-MM interface.

This issue does not affect Soft IP with Avalon®-ST interface or any Hard IP PCIe* cores.

If you are using Quartus® II software version 10.1, you can download download and install the following patch to resolve this issue.

Currently there is no workaround for earlier Quartus® II software versions. If using an earlier version of the Quartus® II tools, Intel® recommend moving to Quartus® II version 11.0 software.

Updated 26 days ago
Version 2.0
No CommentsBe the first to comment