Why does the DDR3 SDRAM Controller with UniPHY Intel® FPGA IP return invalid read data after the individual multi-port front end port is reset?

Description

Due to a problem in the Quartus® II software, the DDR3 SDRAM Controller with UniPHY Intel® FPGA IP might return invalid read data after an individual multi-port front end (MPFE) port is reset (mp_*reset_n*), without resetting the whole controller (ctl_reset_n/soft_reset_n/global_reset_n). This problem occurs because the write address register for the read data FIFO is not being reset together with the read address register. This mismatch leads to read addresses pointing to the wrong location of the read data returned by the controller.

Resolution

This problem is fixed in the Quartus® II software v15.0.