Knowledge Base Article

Why does my Intel Agilex® 7 FPGA tri-state GPIO pin fail in hardware?

Description

Due to a problem in the Intel® Quartus® Prime Pro Edition Software version 21.1 and later, you may see that any tri-state GPIO pin on your Intel Agilex® 7 FPGA device does not function correctly in hardware. This is because the polarity of the output enable signal is incorrect.

Resolution

To work around this problem, invert the output enable signal in your RTL or download and install the following patch.

This problem is fixed beginning with version 21.3 of the Intel® Quartus® Prime Pro Edition Software.

Updated 2 months ago
Version 2.0
No CommentsBe the first to comment