Why do I see an incorrect tx_outclock frequency when simulating the Altera Soft LVDS IP with MAX®10 devices?

Description

Due to a known issue in Quartus® II software versions 14.1 and earlier, you may see an incorrect tx_outclock frequency when simulating the Altera® Soft LVDS IP with MAX® 10 devices.

Resolution

This known problem only affects simulation behaviour