Where can I find the description of the test_out port?

Description

In the Stratix^® V Hard IP PCI Express user guide v12.0 page 15-6 you can find the test_out signal description. You can observer the lane0 and lane1 PIPE interface through test_out port.

Resolution