Knowledge Base Article

When using Windows* why does the Intel® FPGA P-Tile Avalon® Memory Mapped IP for PCI* Express  Example Design fail to generate?

Description

Due to a problem in the Intel® Quartus® Prime Pro Edition software Windows* version 20.1, the Intel® FPGA P-Tile Avalon® Memory Mapped IP for PCI Express* Example Design will fail to generate in Gen4x4 Root Port mode.

Resolution

The example design can be generated correctly by the Linux* version of the Intel® Quartus® Prime Pro Edition software version 20.1.

This problem is fixed starting with the Intel® Quartus® Prime Pro Edition software version 20.4.

Updated 3 months ago
Version 2.0
No CommentsBe the first to comment