Knowledge Base Article

What is the maximum supported frequency of the input clock in the Mailbox Client Intel® Stratix® 10 FPGA IP Core?

Description

The maximum supported frequency of the input clock in the Mailbox Client Intel® Stratix® 10 FPGA IP Core is 250 MHz.

Please note that the actual allowable maximum frequency depends on user design.

Updated 20 days ago
Version 3.0
No CommentsBe the first to comment